PCIe Endpoint on Xilinx 7-Series FPGAs with PCIe_2_1 Hard Block and GTP